ASIC Design Flow

Chip Debugger

Our chip is supported with debugging software that enable as to reprogram chip functionality and processing scheduling, depend on target application. Debugging software enable us to observe all control register value, input and output temporary image data. It is very useful for application development. Additional functionality may be included by developing expanding internal encoding software.